The first three problems in this exercise refer to the execution of the following instruction in the pipelined datapath from Figure 4.51, and assume the following clock cycle time, ALU latency, and Mux latency:

Figure 4.51

How much time does the control unit have to generate the ALUSrc control signal? Compare this to a single-cycle organization.

Transcribed Image Text:

a. b. Instruction LW R1,32(R2) OR R1, R5, R6 Clock Cycle Time 50ps 200ps ALU Latency 30ps 170ps Mux Latency 15ps 25ps